Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Bibliographic citation
-
Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs ; volume:3 ; year:2005 ; pages:271-276
Advances in radio science ; 3 (2005), 271-276
- Creator
-
Flocke, A.
Blume, H.
Noll, T. G.
- DOI
-
10.5194/ars-3-271-2005
- URN
-
urn:nbn:de:101:1-201801058560
- Rights
-
Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:22 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Flocke, A.
- Blume, H.
- Noll, T. G.
Other Objects (12)
Modular PUF coding chain with high-speed Reed-Muller decoder
Reed Solomon Codes und Newton Interpolation
High-speed hardware architecture for implementations of multivariate signature generations on FPGAs
Algebraic decoding of Reed-Solomon and related codes
Decoder
Decoder
Decoder
Decoder
Decoder
Decoder
Decoder
Decoder
Modular PUF coding chain with high-speed Reed-Muller decoder
Reed Solomon Codes und Newton Interpolation
High-speed hardware architecture for implementations of multivariate signature generations on FPGAs
Algebraic decoding of Reed-Solomon and related codes
Decoder
Decoder
Decoder
Decoder
Decoder
Decoder
Decoder
Decoder
Modular PUF coding chain with high-speed Reed-Muller decoder
Reed Solomon Codes und Newton Interpolation
High-speed hardware architecture for implementations of multivariate signature generations on FPGAs
Algebraic decoding of Reed-Solomon and related codes
Decoder
Decoder
Decoder
Decoder
Decoder
Decoder
Decoder