Design and Implementation of a High-Throughput CABAC Hardware Accelerator for the HEVC Decoder
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
In: Informatiktage 2014 / Fachwissenschaftlicher Informatik-Kongress, 27. und 28. März 2014, Hasso-Plattner-Institut der Universität Potsdam
- Ereignis
-
Veröffentlichung
- (wo)
-
Berlin
- (wer)
-
Technische Universität Berlin
- (wann)
-
2014
- Urheber
-
Habermann, Philipp
- DOI
-
10.14279/depositonce-6780
- Handle
-
11303/7566
- URN
-
urn:nbn:de:101:1-201804185497
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:50 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Habermann, Philipp
- Technische Universität Berlin
Entstanden
- 2014
Ähnliche Objekte (12)
Architectures for high-throughput and reliable iterative channel decoders : = Architekturen für schnelle und zuverlässige iterative Kanal-Decoder
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
High-throughput, accurate Monte Carlo simulation on CPU hardware for PET applications
Fully programmable LDPC decoder hardware architectures
High-Throughput BitPacking Compression
High-throughput HEVC CABAC decoding
High-throughput design of magnetic materials
Computational methods for high-throughput metabolomics
Design of high-throughput ellipsometric biosensors
Computational Methods for High-Throughput Transcriptomic Data
A high-throughput 3D kinetic killing assay
Architectures for high-throughput and reliable iterative channel decoders : = Architekturen für schnelle und zuverlässige iterative Kanal-Decoder
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
High-throughput, accurate Monte Carlo simulation on CPU hardware for PET applications
Fully programmable LDPC decoder hardware architectures
High-Throughput BitPacking Compression
High-throughput HEVC CABAC decoding
High-throughput design of magnetic materials
Computational methods for high-throughput metabolomics
Design of high-throughput ellipsometric biosensors
Computational Methods for High-Throughput Transcriptomic Data
A high-throughput 3D kinetic killing assay
Architectures for high-throughput and reliable iterative channel decoders : = Architekturen für schnelle und zuverlässige iterative Kanal-Decoder
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders
High-throughput, accurate Monte Carlo simulation on CPU hardware for PET applications
Fully programmable LDPC decoder hardware architectures
High-Throughput BitPacking Compression
High-throughput HEVC CABAC decoding
High-throughput design of magnetic materials
Computational methods for high-throughput metabolomics
Design of high-throughput ellipsometric biosensors
Computational Methods for High-Throughput Transcriptomic Data