Hochschulschrift
Low jitter Gb-s CMOS clock and data recovery circuits for large synchronous networks
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Kaiserslautern, Techn. Univ., Diss., 2008
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
CMOS ; CMOS-Schaltung
- Urheber
- URN
-
urn:nbn:de:hbz:386-kluedo-22623
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:51 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
Ähnliche Objekte (12)
Clock refinement in imperative synchronous languages
Clock Refinement in Imperative Synchronous Languages
Terahertz Circuits and Systems in CMOS
20 Gb/s monolithic integrated clock recovery and data decision
Degradation Models and Optimizations for CMOS Circuits
CMOS circuits design and optimization for subretinal implants
GBS
Device Aging in Analog Circuits for Nanoelectronic CMOS Technologies
Monitoring Concepts for Degradation Effects in Digital CMOS Circuits
Device aging in analog circuits for nanoelectronic CMOS technologies
Variation-aware adaptive voltage scaling for digital CMOS circuits
Time-domain broadband data conversion transceiver circuits in CMOS
Clock refinement in imperative synchronous languages
Clock Refinement in Imperative Synchronous Languages
Terahertz Circuits and Systems in CMOS
20 Gb/s monolithic integrated clock recovery and data decision
Degradation Models and Optimizations for CMOS Circuits
CMOS circuits design and optimization for subretinal implants
GBS
Device Aging in Analog Circuits for Nanoelectronic CMOS Technologies
Monitoring Concepts for Degradation Effects in Digital CMOS Circuits
Device aging in analog circuits for nanoelectronic CMOS technologies
Variation-aware adaptive voltage scaling for digital CMOS circuits
Time-domain broadband data conversion transceiver circuits in CMOS
Clock refinement in imperative synchronous languages
Clock Refinement in Imperative Synchronous Languages
Terahertz Circuits and Systems in CMOS
20 Gb/s monolithic integrated clock recovery and data decision
Degradation Models and Optimizations for CMOS Circuits
CMOS circuits design and optimization for subretinal implants
GBS
Device Aging in Analog Circuits for Nanoelectronic CMOS Technologies
Monitoring Concepts for Degradation Effects in Digital CMOS Circuits
Device aging in analog circuits for nanoelectronic CMOS technologies
Variation-aware adaptive voltage scaling for digital CMOS circuits