Chip-Design und Mathematik

to related objects

Location: Deutsche Nationalbibliothek Frankfurt am Main

Extent: Online-Ressource

Language: Englisch

Bibliographic citation: Chip-Design und Mathematik ; volume:17 ; number:1 ; year:2009 ; pages:16-22 ; extent:7
Mitteilungen der Deutschen Mathematiker-Vereinigung / Deutsche Mathematiker-Vereinigung ; 17, Heft 1 (2009), 16-22 (gesamt 7)

Creator: Vygen, Jens

DOI: 10.1515/dmvm-2009-0011

URN: urn:nbn:de:101:1-2411251919524.963709387033

Rights: Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.

Last update: 15.08.2025, 7:28 AM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Show original at data provider

Associated

Vygen, Jens

Other Objects (12)

Kantendisjunkte Verdrahtungsprobleme im Chip-Design

Hochschulschrift

Timing closure in chip design

Bildband

Mathematik, Realität und Ästhetik : eine Bilderfolge zum VLSI Chip Design = Mathematics, reality, and aesthetics

zweidimensionales bewegtes Bild

How to design your own chip?

KAVUAKA : Chip Design für digitale Hörhilfen

Global Timing Optimization in Chip Design

VLSI memory chip design : with 26 tables

Design-time system-on-chip memory optimization

Low power laser driver design in 28nm CMOS for on-chip and chip-to-chip optical interconnect

Bericht

A Blue Print for European Power Market Design

Automating Analogue AI Chip Design with Genetic Search

Kantendisjunkte Verdrahtungsprobleme im Chip-Design

Hochschulschrift

Timing closure in chip design

Bildband

Mathematik, Realität und Ästhetik : eine Bilderfolge zum VLSI Chip Design = Mathematics, reality, and aesthetics

zweidimensionales bewegtes Bild

How to design your own chip?

KAVUAKA : Chip Design für digitale Hörhilfen

Global Timing Optimization in Chip Design

VLSI memory chip design : with 26 tables

Design-time system-on-chip memory optimization

Low power laser driver design in 28nm CMOS for on-chip and chip-to-chip optical interconnect

Bericht

A Blue Print for European Power Market Design

Automating Analogue AI Chip Design with Genetic Search

Kantendisjunkte Verdrahtungsprobleme im Chip-Design

Hochschulschrift

Timing closure in chip design

Bildband

Mathematik, Realität und Ästhetik : eine Bilderfolge zum VLSI Chip Design = Mathematics, reality, and aesthetics

zweidimensionales bewegtes Bild

How to design your own chip?

KAVUAKA : Chip Design für digitale Hörhilfen

Global Timing Optimization in Chip Design

VLSI memory chip design : with 26 tables

Design-time system-on-chip memory optimization

Low power laser driver design in 28nm CMOS for on-chip and chip-to-chip optical interconnect

Bericht

A Blue Print for European Power Market Design

Automating Analogue AI Chip Design with Genetic Search

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.

Chip-Design und Mathematik

Object Details

References and Relationships

Contributors, Places and Time

Further information

Data provider

Associated

Other Objects (12)

Kantendisjunkte Verdrahtungsprobleme im Chip-Design

Timing closure in chip design

Mathematik, Realität und Ästhetik : eine Bilderfolge zum VLSI Chip Design = Mathematics, reality, and aesthetics

How to design your own chip?

KAVUAKA : Chip Design für digitale Hörhilfen

Global Timing Optimization in Chip Design

VLSI memory chip design : with 26 tables

Design-time system-on-chip memory optimization

Low power laser driver design in 28nm CMOS for on-chip and chip-to-chip optical interconnect

A Blue Print for European Power Market Design

Automating Analogue AI Chip Design with Genetic Search

Automating Analogue AI Chip Design with Genetic Search

Kantendisjunkte Verdrahtungsprobleme im Chip-Design

Timing closure in chip design

Mathematik, Realität und Ästhetik : eine Bilderfolge zum VLSI Chip Design = Mathematics, reality, and aesthetics

How to design your own chip?

KAVUAKA : Chip Design für digitale Hörhilfen

Global Timing Optimization in Chip Design

VLSI memory chip design : with 26 tables

Design-time system-on-chip memory optimization

Low power laser driver design in 28nm CMOS for on-chip and chip-to-chip optical interconnect

A Blue Print for European Power Market Design

Automating Analogue AI Chip Design with Genetic Search

Automating Analogue AI Chip Design with Genetic Search

Kantendisjunkte Verdrahtungsprobleme im Chip-Design

Timing closure in chip design

Mathematik, Realität und Ästhetik : eine Bilderfolge zum VLSI Chip Design = Mathematics, reality, and aesthetics

How to design your own chip?

KAVUAKA : Chip Design für digitale Hörhilfen

Global Timing Optimization in Chip Design

VLSI memory chip design : with 26 tables

Design-time system-on-chip memory optimization

Low power laser driver design in 28nm CMOS for on-chip and chip-to-chip optical interconnect

A Blue Print for European Power Market Design

Automating Analogue AI Chip Design with Genetic Search

Automating Analogue AI Chip Design with Genetic Search

Related objects

Reset password