- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISSN
-
1430-211X
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
In: http://nbn-resolving.de/urn:nbn:de:bsz:14-qucosa-79344
- Bibliographic citation
-
Technische Berichte / Technische Universität Dresden, Fakultät Informatik ; 2009,13 (TUD-FI09-13 Dezember 2009)
- Classification
-
Informatik
- Event
-
Veröffentlichung
- (where)
-
Dresden, Dresden
- (who)
-
Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden, Technische Universität Dresden
- (when)
-
2012
- Creator
- URN
-
urn:nbn:de:bsz:14-qucosa-97619
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:52 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Zabel, Martin
- Spallek, Rainer G.
- Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden, Technische Universität Dresden
Time of origin
- 2012
Other Objects (12)
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Scalable Consistency in the Multi-core Era
System-Level Software for a Multi-Core MERASA Processor
A scalable quantum processor
Predicting cache contention in multicore processor systems
Algorithm libraries for multi-core processors
Query processing on multi-core architectures
parMERASA Multi-core RTOS Kernel
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
MCSTL: the multi-core standard template library
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Scalable Consistency in the Multi-core Era
System-Level Software for a Multi-Core MERASA Processor
A scalable quantum processor
Predicting cache contention in multicore processor systems
Algorithm libraries for multi-core processors
Query processing on multi-core architectures
parMERASA Multi-core RTOS Kernel
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
MCSTL: the multi-core standard template library
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Scalable Consistency in the Multi-core Era
System-Level Software for a Multi-Core MERASA Processor
A scalable quantum processor
Predicting cache contention in multicore processor systems
Algorithm libraries for multi-core processors
Query processing on multi-core architectures
parMERASA Multi-core RTOS Kernel
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures