- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
In: Scientific and Statistical Database Management: 24th International Conference, SSDBM 2012. Chania, 25.-27.06.2012
- Event
-
Veröffentlichung
- (where)
-
Dresden
- (who)
-
Technische Universität Dresden
- (when)
-
2023
- Creator
-
Dannecker, Lars
Böehm, Matthias
Lehner, Wolfgang
Hackenbroich, Gregor
- URN
-
urn:nbn:de:bsz:14-qucosa2-831119
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:44 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Dannecker, Lars
- Böehm, Matthias
- Lehner, Wolfgang
- Hackenbroich, Gregor
- Technische Universität Dresden
Time of origin
- 2023
Other Objects (12)
Parallelization of legacy automotive control software for multi-core platforms
Software parallelization and distribution for heterogeneous multi-core embedded systems
Automatic parallelization for embedded multi-core systems using high level cost models
Algorithm libraries for multi-core processors
Query processing on multi-core architectures
parMERASA Multi-core RTOS Kernel
Predictable and high performance multi-core architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Network Coding Strategies for Multi-Core Architectures
Scalable Consistency in the Multi-core Era
Network coding strategies for multi-core architectures
MCSTL: the multi-core standard template library
Parallelization of legacy automotive control software for multi-core platforms
Software parallelization and distribution for heterogeneous multi-core embedded systems
Automatic parallelization for embedded multi-core systems using high level cost models
Algorithm libraries for multi-core processors
Query processing on multi-core architectures
parMERASA Multi-core RTOS Kernel
Predictable and high performance multi-core architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Network Coding Strategies for Multi-Core Architectures
Scalable Consistency in the Multi-core Era
Network coding strategies for multi-core architectures
MCSTL: the multi-core standard template library
Parallelization of legacy automotive control software for multi-core platforms
Software parallelization and distribution for heterogeneous multi-core embedded systems
Automatic parallelization for embedded multi-core systems using high level cost models
Algorithm libraries for multi-core processors
Query processing on multi-core architectures
parMERASA Multi-core RTOS Kernel
Predictable and high performance multi-core architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Network Coding Strategies for Multi-Core Architectures
Scalable Consistency in the Multi-core Era
Network coding strategies for multi-core architectures