- Weitere Titel
-
Effiziente Verfahren für das Technology Mapping robuster genetischer Logikschaltungen
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Darmstadt, Technische Universität Darmstadt, Dissertation, 2024
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Entwurfsautomation
Genetischer Algorithmus
- Ereignis
-
Veröffentlichung
- (wo)
-
Darmstadt
- (wer)
-
Universitäts- und Landesbibliothek
- (wann)
-
2024
- Urheber
- Beteiligte Personen und Organisationen
- DOI
-
10.26083/tuprints-00027024
- URN
-
urn:nbn:de:tuda-tuprints-270241
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 10:55 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Schwarz, Tobias
- Hochberger, Christian
- Riedel, Marc
- Universitäts- und Landesbibliothek
Entstanden
- 2024
Ähnliche Objekte (12)
Energy Aware Technology Mapping of Genetic Logic Circuits
Efficient location-based logic diagnosis of digital circuits
Area and Device Count Efficient Binary Logic Circuits using Anti‐Ambipolar Switch Devices
Logic Synthesis Techniques for Optical Circuits
Perpendicular Nanomagnetic Logic: Digital Logic Circuits from Field-coupled Magnets
Robust computation tree logic
Embedded hardware structures for efficient volume and in-field diagnosis of random logic circuits
Typed semigroups, majority logic, and threshold circuits
Efficient and Robust Certification of Genuine Multipartite Entanglement in Noisy Quantum Error Correction Circuits
Stochastic gradient line Bayesian optimization for efficient noise-robust optimization of parameterized quantum circuits
Efficient private circuits with precomputation
Efficient and Scalable Universal Circuits
Energy Aware Technology Mapping of Genetic Logic Circuits
Efficient location-based logic diagnosis of digital circuits
Area and Device Count Efficient Binary Logic Circuits using Anti‐Ambipolar Switch Devices
Logic Synthesis Techniques for Optical Circuits
Perpendicular Nanomagnetic Logic: Digital Logic Circuits from Field-coupled Magnets
Robust computation tree logic
Embedded hardware structures for efficient volume and in-field diagnosis of random logic circuits
Typed semigroups, majority logic, and threshold circuits
Efficient and Robust Certification of Genuine Multipartite Entanglement in Noisy Quantum Error Correction Circuits
Stochastic gradient line Bayesian optimization for efficient noise-robust optimization of parameterized quantum circuits
Efficient private circuits with precomputation
Efficient and Scalable Universal Circuits
Energy Aware Technology Mapping of Genetic Logic Circuits
Efficient location-based logic diagnosis of digital circuits
Area and Device Count Efficient Binary Logic Circuits using Anti‐Ambipolar Switch Devices
Logic Synthesis Techniques for Optical Circuits
Perpendicular Nanomagnetic Logic: Digital Logic Circuits from Field-coupled Magnets
Robust computation tree logic
Embedded hardware structures for efficient volume and in-field diagnosis of random logic circuits
Typed semigroups, majority logic, and threshold circuits
Efficient and Robust Certification of Genuine Multipartite Entanglement in Noisy Quantum Error Correction Circuits
Stochastic gradient line Bayesian optimization for efficient noise-robust optimization of parameterized quantum circuits
Efficient private circuits with precomputation