- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
In: Architecture of Computing Systems - ARCS 2017. Wien, 03.-06. April 2017
- Ereignis
-
Veröffentlichung
- (wo)
-
Dresden
- (wer)
-
Technische Universität Dresden
- (wann)
-
2023
- Urheber
-
Arega, Frehiwot Melak
Hähnel, Markus
Dargie, Waltenegus
- URN
-
urn:nbn:de:bsz:14-qucosa2-854632
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:53 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Arega, Frehiwot Melak
- Hähnel, Markus
- Dargie, Waltenegus
- Technische Universität Dresden
Entstanden
- 2023
Ähnliche Objekte (12)
KAVUAKA: A Low-Power Application-Specific Processor Architecture for Digital Hearing Aids
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Algorithm architecture trade offs in network processor design
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Efficient and flexible cryptographic co-processor architecture for server application
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Processor frequency sweet spot prediction based on dynamic code analysis
IBM PowerNP Network Processor : hardware, software and applications
Processor architecture : from dataflow to superscalar and beyond ; with 34 tables
A network processor architecture for high speed carrier grade ethernet networks
KAVUAKA: A Low-Power Application-Specific Processor Architecture for Digital Hearing Aids
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Algorithm architecture trade offs in network processor design
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Efficient and flexible cryptographic co-processor architecture for server application
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Processor frequency sweet spot prediction based on dynamic code analysis
IBM PowerNP Network Processor : hardware, software and applications
Processor architecture : from dataflow to superscalar and beyond ; with 34 tables
A network processor architecture for high speed carrier grade ethernet networks
KAVUAKA: A Low-Power Application-Specific Processor Architecture for Digital Hearing Aids
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Algorithm architecture trade offs in network processor design
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Efficient and flexible cryptographic co-processor architecture for server application
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Processor frequency sweet spot prediction based on dynamic code analysis
IBM PowerNP Network Processor : hardware, software and applications
Processor architecture : from dataflow to superscalar and beyond ; with 34 tables