A continuous-time delta-sigma ADC with integrated digital background calibration
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISSN
-
1573-1979
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
online resource.
- Erschienen in
-
A continuous-time delta-sigma ADC with integrated digital background calibration ; day:29 ; month:7 ; year:2016 ; pages:1-10
Analog integrated circuits and signal processing ; (29.7.2016), 1-10
- Urheber
-
Tan, Siyu
- Beteiligte Personen und Organisationen
-
Miao, Yun
Palm, Mattias
Rodrigues, Joachim Neves
Andreani, Pietro
SpringerLink (Online service)
- DOI
-
10.1007/s10470-016-0800-7
- URN
-
urn:nbn:de:1111-2016073080847
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 10:52 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Tan, Siyu
- Miao, Yun
- Palm, Mattias
- Rodrigues, Joachim Neves
- Andreani, Pietro
- SpringerLink (Online service)
Ähnliche Objekte (12)
State scaling of continuous-time sigma-delta modulators
![Wide bandwidth, low power continuous-time ΔΣ [Delta-Sigma] modualors](/assets/placeholder/searchResultMediaNoDigitisedMedia.png)
Wide bandwidth, low power continuous-time ΔΣ [Delta-Sigma] modualors
A high speed/high linearity continuous-time delta-sigma modulator
On the design of continuous-time incremental delta-sigma modulators
Design study of high-speed continuous-time delta-sigma modulator
A 14b, twofold time-interleaved incremental delta sigma ADC using hardware sharing
Modeling and hardware accelerated heuristic optimization of continuous-time sigma-delta modulators
On the synthesis and optimization of cascaded continuous-time Sigma-Delta modulators
Influence of Excess Loop Delay on the STF of Continuous-Time Delta-Sigma Modulators
![Maesa indica A.DC. var. wightiana A.DC.[syntype]](https://iiif.deutsche-digitale-bibliothek.de/image/2/d9b1a8d1-f60b-47c0-92b0-c04b862a253c/full/!306,450/0/default.jpg)
Maesa indica A.DC. var. wightiana A.DC.[syntype]
Calibration and background reduction of the KATRIN experiment
Campanula jasionefolia A.DC.
State scaling of continuous-time sigma-delta modulators
Wide bandwidth, low power continuous-time ΔΣ [Delta-Sigma] modualors
A high speed/high linearity continuous-time delta-sigma modulator
On the design of continuous-time incremental delta-sigma modulators
Design study of high-speed continuous-time delta-sigma modulator
A 14b, twofold time-interleaved incremental delta sigma ADC using hardware sharing
Modeling and hardware accelerated heuristic optimization of continuous-time sigma-delta modulators
On the synthesis and optimization of cascaded continuous-time Sigma-Delta modulators
Influence of Excess Loop Delay on the STF of Continuous-Time Delta-Sigma Modulators
Maesa indica A.DC. var. wightiana A.DC.[syntype]
Calibration and background reduction of the KATRIN experiment
Campanula jasionefolia A.DC.
State scaling of continuous-time sigma-delta modulators
Wide bandwidth, low power continuous-time ΔΣ [Delta-Sigma] modualors
A high speed/high linearity continuous-time delta-sigma modulator
On the design of continuous-time incremental delta-sigma modulators
Design study of high-speed continuous-time delta-sigma modulator
A 14b, twofold time-interleaved incremental delta sigma ADC using hardware sharing
Modeling and hardware accelerated heuristic optimization of continuous-time sigma-delta modulators
On the synthesis and optimization of cascaded continuous-time Sigma-Delta modulators
Influence of Excess Loop Delay on the STF of Continuous-Time Delta-Sigma Modulators
Maesa indica A.DC. var. wightiana A.DC.[syntype]
Calibration and background reduction of the KATRIN experiment