- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783865531704
3865531709
- Maße
-
21 cm
- Umfang
-
XI, 127 S.
- Sprache
-
Englisch
- Anmerkungen
-
graph. Darst.
Zugl.: Dresden, Techn. Univ., Diss., 2006
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Computerarchitektur
Mikroprozessor
Task
Programmierung
Mehrprozessorsystem
HDTV
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.20252025, 16:55 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Seidel, Hendrik
- WiKu-Verl.
Entstanden
- 2006
Ähnliche Objekte (12)
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Implementation of a programmable, modularly extendable cellular neural network signal processor
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
The Kiel Esterel processor : a multi-threaded reactive processor
Integrated system level modeling of network on chip enabled multi-processor platforms
Retargetable processor system integration into multi-processor system on chip platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
A novel processor architecture based on auto data sequencing and low level parallelism
Final System-Level Software for the MERASA Processor
Task planning for high-level robot control
Safety licensable programmable logic control
Efficient programmable deterministic self-test
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Implementation of a programmable, modularly extendable cellular neural network signal processor
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
The Kiel Esterel processor : a multi-threaded reactive processor
Integrated system level modeling of network on chip enabled multi-processor platforms
Retargetable processor system integration into multi-processor system on chip platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
A novel processor architecture based on auto data sequencing and low level parallelism
Final System-Level Software for the MERASA Processor
Task planning for high-level robot control
Safety licensable programmable logic control
Efficient programmable deterministic self-test
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Implementation of a programmable, modularly extendable cellular neural network signal processor
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
The Kiel Esterel processor : a multi-threaded reactive processor
Integrated system level modeling of network on chip enabled multi-processor platforms
Retargetable processor system integration into multi-processor system on chip platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
A novel processor architecture based on auto data sequencing and low level parallelism
Final System-Level Software for the MERASA Processor
Task planning for high-level robot control
Safety licensable programmable logic control