- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Deutsch
- Notes
-
Hannover, Gottfried Wilhelm Leibniz Universität Hannover, Dissertation, 2019
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
Network-on-Chip
Field programmable gate array
Emulator
Neutrophil Extracellular Trap
Standardzelle
Analyse
- Event
-
Veröffentlichung
- (where)
-
Hannover
- (who)
-
Gottfried Wilhelm Leibniz Universität Hannover
- (when)
-
2019
- Creator
- DOI
-
10.15488/5150
- URN
-
urn:nbn:de:101:1-2019080802110772117140
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:27 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Neuenhahn, Martin Christian
- Gottfried Wilhelm Leibniz Universität Hannover
Time of origin
- 2019
Other Objects (12)
Issues on efficient network on chip design : = Aspekte des effizienten Network-on-Chip-Entwurfs
Self-diagnosis in Network-on-Chips
Metasurface‐Programmable Wireless Network‐On‐Chip
On application-specific network-on-chip synthesis and on-chip trace and debug
Efficient connection allocator in network-on-chip
Efficient Connection Allocator in Network-on-Chip
Congestion aware low power on chip protocols with network on chip with cloud security
Advances in deflection routing based network on chips
Advances in Deflection Routing based Network on Chips
Automated Hardware Prototyping for 3D Network on Chips
On fault resilient network-on-chip for many core systems
On Fault Resilient Network-on-Chip for Many Core Systems
Issues on efficient network on chip design : = Aspekte des effizienten Network-on-Chip-Entwurfs
Self-diagnosis in Network-on-Chips
Metasurface‐Programmable Wireless Network‐On‐Chip
On application-specific network-on-chip synthesis and on-chip trace and debug
Efficient connection allocator in network-on-chip
Efficient Connection Allocator in Network-on-Chip
Congestion aware low power on chip protocols with network on chip with cloud security
Advances in deflection routing based network on chips
Advances in Deflection Routing based Network on Chips
Automated Hardware Prototyping for 3D Network on Chips
On fault resilient network-on-chip for many core systems
On Fault Resilient Network-on-Chip for Many Core Systems
Issues on efficient network on chip design : = Aspekte des effizienten Network-on-Chip-Entwurfs
Self-diagnosis in Network-on-Chips
Metasurface‐Programmable Wireless Network‐On‐Chip
On application-specific network-on-chip synthesis and on-chip trace and debug
Efficient connection allocator in network-on-chip
Efficient Connection Allocator in Network-on-Chip
Congestion aware low power on chip protocols with network on chip with cloud security
Advances in deflection routing based network on chips
Advances in Deflection Routing based Network on Chips
Automated Hardware Prototyping for 3D Network on Chips
On fault resilient network-on-chip for many core systems